

Notice of References Cited

Application/Control No.

09/785,604

Applicant(s)/Patent Under
Reexamination
LEE ET AL.

Examiner

Thuan N. Du

Art Unit

2116

Page 1 of 1

U.S. PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Name	Classification
	A	US-5,268,656	12-1993	Muscavage, Richard	331/45
	B	US-5,298,866	03-1994	Kaplinsky, Cecil H.	327/261
	C	US-5,442,776	08-1995	Masleid et al.	713/503
	D	US-5,812,835	09-1998	Ruuskanen, Markku	713/503
	E	US-6,219,384	04-2001	Kliza et al.	375/258
	F	US-6,229,861	05-2001	Young, Ian A.	375/356
	G	US-			
	H	US-			
	I	US-			
	J	US-			
	K	US-			
	L	US-			
	M	US-			

FOREIGN PATENT DOCUMENTS

*		Document Number Country Code-Number-Kind Code	Date MM-YYYY	Country	Name	Classification
	N	JP 10301663 A	11-1998	Japan	TAMEDA, SHIGEHITO	G06F 01/10
	O					
	P					
	Q					
	R					
	S					
	T					

NON-PATENT DOCUMENTS

*		Include as applicable: Author, Title Date, Publisher, Edition or Volume, Pertinent Pages)
	U	Johnson, M.G. and Hudson, E.L., "A Variable Delay Line PLL for CPU-Coprocessor Synchronization," October 1998, IEEE Journal of Solid-State Circuits, Vol. 23, Issue 5, Pages 1218-1223.
	V	
	W	
	X	

*A copy of this reference is not being furnished with this Office action. (See MPEP § 707.05(a).)
Dates in MM-YYYY format are publication dates. Classifications may be US or foreign.